

ASIM-Workshop STS/GMMS 2014

Treffen der ASIM/GI-Fachgruppen:

Simulation technischer Systeme

Grundlagen und Methoden in Modellbildung und Simulation

**20. bis 21. Februar 2014 in
Reutlingen-Rommelsbach**

Tagungsband

Jürgen Scheible (Hrsg.)

Ingrid Bausch-Gall (Hrsg.)

Christina Deatcu (Hrsg.)



Arbeitsgemeinschaft Simulation ASIM in der Gesellschaft für Informatik GI



Hochschule Reutlingen
Reutlingen University



Robert Bosch Zentrum für Leistungselektronik

Hochschule Reutlingen • Universität Stuttgart • Robert Bosch GmbH

ARGESIM Reports

Published by **ARGESIM** and **ASIM**, Arbeitsgemeinschaft Simulation,
Fachausschuss 4.5 der GI

Series Editor:

Felix Breiteneker (ARGESIM / ASIM)
Div. Simulation, Vienna University of Technology
Wiedner Hauptstrasse 8 - 10, A - 1040 Vienna
Tel: +43-1-58801-10115, Fax: +43-1-58801-10199
Email: Felix.Breiteneker@tuwien.ac.at

ARGESIM Report 42 ASIM Mitteilung AM 149

Titel: ASIM-Workshop STS/GMMS 2014
Treffen der ASIM/GI-Fachgruppen:
Simulation technischer Systeme
Grundlagen und Methoden in Modellbildung und Simulation

Herausgeber: Jürgen Scheible
Ingrid Bausch-Gall
Christina Deatcu
Email: christina.deatcu@hs-wismar.de

ISBN 978-3-901608-42-1

Das Werk ist urheberrechtlich geschützt. Die dadurch begründeten Rechte, insbesondere die der Übersetzung, des Nachdrucks, der Entnahme von Abbildungen, der Funksendung, der Wiedergabe auf photomechanischem oder ähnlichem Weg und der Speicherung in Datenverarbeitungsanlagen bleiben, auch bei nur auszugsweiser Verwertung, vorbehalten.

© by ARGESIM / ASIM, Wien, 2014 – Hochschule Reutlingen

ARGE Simulation News (ARGESIM)
c/o F. Breiteneker, Div. Simulation, Vienna Univ. of Technology
Wiedner Hauptstrasse 8-10, A-1040 Vienna, Austria
Tel.: +43-1-58801-10115, Fax: +43-1-58801-10199
Email: info@argesim.org; WWW: <http://www.argesim.org>

Druck:

WENZEL GmbH druck . kopie . media
München

Ein Effizienzmodell für getaktete Schaltwandler im Multi-MHz-Bereich



Efficiency Model for Multi-MHz-Converters

Workshop der ASIM/GI-Fachgruppen
20./21. Februar 2014
Achim Seidel
Jürgen Wittmann
Bernhard Wicht

Outline

- Introduction
- Efficiency Model
- Experimental Results
- Analysis with the Efficiency Model
- Conclusion

Cost Reduction by Increasing the Frequency




Advantages of smaller devices:

- Less costs, potential for integration
- Better reliability and vibration resistance

How to Convert 12V into 2V?

Using a simple resistor...

It works, but...



Large power loss at the resistor:


$$P_R = V_R \cdot I = 10V \cdot 1A = 10W$$

(even larger than P_{out} !)

How to Convert 12V into 2V?

Switched mode conversion...

It works and has small losses...



Power loss at the switches: $P_S = V_S \cdot I_S$


ideally:

off: $I_S = 0 \rightarrow P_S = 0$

on: $V_S = 0 \rightarrow P_S = 0$

in reality >95% power efficiency possible with frequencies in kHz-range

Pulse-Width Modulation...



Achim Seidel, M.Sc, Hochschule Reutlingen, Alteburgstraße 150, 72627 Reutlingen, www.reutlingen-university.de,
T. +49(0)7121 271-7066, F. +49(0)7121 271-90-7066, achim.seidel@reutlingen-university.de



Efficiency Model

Achim Seidel, M.Sc, Hochschule Reutlingen, Alteburgstraße 150, 72627 Reutlingen, www.reutlingen-university.de,
T. +49(0)7121 271-7066, F. +49(0)7121 271-90-7066, achim.seidel@reutlingen-university.de

6

Efficiency Model for Multi-MHz Operation

Example phase ①:




→ Loss cause: C_{GD}
→ Loss location:
Schottky diode, linear
regulator, gate driver

Determining Losses Including Causes and Locations

		loss cause			
		phase 1	phase 2	phase 3	phase 4
loss location	gate driver Low-Side	C_{GD}, C_{SG}			
	gatedriver High-Side			C_{DG}, C_{SG}	
	linear regulator	C_{GD}, C_{SG}	C_{GD}		
	Schottky diode	C_{GD}			
	FET R_{DSon}		C_{GD}, C_{DB}, C_j		
		transition losses, static losses			

→ Assignment: loss locations and loss causes

Efficiency Model: Analysis of Losses



Iload = 200 mA
Vin = 40 V

Switching losses dominant at high frequency and high input voltage

Achim Seidel, M.Sc, Hochschule Reutlingen, Alteburgstraße 150, 72627 Reutlingen, www.reutlingen-university.de,
T. +49(0)7121 271-7066, F. +49(0)7121 271-90-7066, achim.seidel@reutlingen-university.de

Structure of the Efficiency Model



- Input arguments
 - Plot settings
 - Converter parameters (i.e. Iout, Vin, Vout, Rdson, Cpar)
- Pre-calculation, i.e.
 - Initial conditions for the transient Simulink model to achieve faster settling
 - Duty cycle



Achim Seidel, M.Sc, Hochschule Reutlingen, Alteburgstraße 150, 72627 Reutlingen, www.reutlingen-university.de,
T. +49(0)7121 271-7066, F. +49(0)7121 271-90-7066, achim.seidel@reutlingen-university.de

10

Structure of the Efficiency Model




- **Transient Simulink model** with ideal switching transients
- Losses during switching transitions **calculated analytically** based on the transient model results
- Loss results **saved in a variable** for further **post-processing** in a Matlab script

Structure of the Efficiency Model



- In a **Matlab script calculations and visualisations** of the Simulink results are done


Verification: Efficiency Model and Transistor Level Simulation





Vin = 18 V
Iload = 200 mA

Deviation between model and simulation < 2 %

Experimental Results




Experimental Results



- Fully operational @ up to 13 MHz and $V_{in} = 40 \text{ V}$
- Efficiency model verified by experimental results


Analysis with the Efficiency Model

Parameter Optimization of a Given Converter Architecture




Achim Seidel, M.Sc., Hochschule Reutlingen, Alteburgstraße 150, 72627 Reutlingen, www.reutlingen-university.de,
T. +49(0)7121 271-7066, F. +49(0)7121 271-90-7066, achim.seidel@reutlingen-university.de

Comparison of Converter Architectures



$V_{in} = 18\text{ V}$, $I_{load} = 200\text{ mA}$



Not required with NMOS power FET

→ NMOS typically better than PMOS

Achim Seidel, M.Sc., Hochschule Reutlingen, Alteburgstraße 150, 72627 Reutlingen, www.reutlingen-university.de,
T. +49(0)7121 271-7066, F. +49(0)7121 271-90-7066, achim.seidel@reutlingen-university.de

18

Conclusion

- **MHz converters:**
 - Reduce system size and cost by faster switching (>10 MHz)
 - But: power losses increase, precise efficiency model required
 - Conventional efficiency calculations not suitable anymore
- **The presented efficiency model allows**
 - for dedicated optimization by root cause and loss location
 - an optimization of design parameters
 - to study and compare different converter architectures
- **Measurement results:** Efficiency model matches with less than 3.5 %, main impact from parasitic capacitances

References

- X. Wang, J. Park, E. Van Brunt, and A. Huang, "Switching losses analysis in mhz integrated synchronous buck converter to support optimal power stage width segmentation in cmos technology," in Energy Conversion Congress and Expos. (ECCE), 2010 IEEE, Sept. 2010, pp. 2718 –2724.
- X. Wang and A. Huang, "Capacitor energy variation based designer-side switching losses analysis for integrated synchronous buck converters in cmos technology," in Applied Power Electron. Conf. and Exposition (APEC), 2011 Twenty-Sixth Annual IEEE, March 2011, pp. 1130 –1137.
- J. Wittmann and B. Wicht, "MHz-converter design for high conversion ratio," in 2013 IEEE 25rd International Symposium on Power Semi-conductor Devices and ICs (ISPSD), in press.
- J. Wittmann, T. Funk, and B. Wicht, "Gate driver design for fast switching dc-dc converters," in 48th MPC Workshop, Aalen, July 2012, pp. 17–24.
- H. Mattausch et al., Power/HVMOS Devices Compact Modeling. Springer, 2010, ch. 2: "HiSIM-HV: A Scalable, Surface-Potential-Based Compact Model for High-Voltage MOSFETs".