Volltext-Downloads (blau) und Frontdoor-Views (grau)
The search result changed since you submitted your search request. Documents might be displayed in a different sort order.
  • search hit 7 of 62
Back to Result List

A 50V high-speed level shifter with high dv/dt immunity for multi-MHz DCDC converters

  • Size and cost of a switched mode power supply can be reduced by increasing the switching frequency. The maximum switching frequency and the maximum input voltage range, respectively, is limited by the minimum propagated on-time pulse, which is mainly determined by the level shifter speed. At switching frequencies above 10 MHz, a voltage conversion with an input voltage range up to 50 V and output voltages below 5 V requires an on-time of a pulse width modulated signal of less than 5 ns. This cannot be achieved with conventional level shifters. This paper presents a level shifter circuit, which controls an NMOS power FET on a high-voltage domain up to 50 V. The level shifter was implemented as part of a DCDC converter in a 180 nm BiCMOS technology. Experimental results confirm a propagation delay of 5 ns and on-time pulses of less than 3 ns. An overlapping clamping structure with low parasitic capacitances in combination with a high-speed comparator makes the level shifter also very robust against large coupling currents during high-side transitions as fast as 20 V/ns, verified by measurements. Due to the high dv/dt, capacitive coupling currents can be two orders of magnitude larger than the actual signal current. Depending on the conversion ratio, the presented level shifter enables an increase of the switching frequency for multi-MHz converters towards 100 MHz. It supports high input voltages up to 50 V and it can be applied also to other high-speed applications.

Download full text files

  • 422.pdf
    eng

Export metadata

Additional Services

Share in Twitter Search Google Scholar

Statistics

frontdoor_oas
Metadaten
Author of HS ReutlingenWittmann, Jürgen; Wicht, Bernhard
DOI:https://doi.org/10.1109/ESSCIRC.2014.6942044
ISBN:978-1-4799-5697-5
Erschienen in:ESSCIRC 2014 - 40th European Solid State Circuits Conference ; Venice, Italy, 22 - 26 September 2014
Publisher:IEEE
Place of publication:Piscataway, NJ
Editor:Pietro Andreani
Document Type:Conference Proceeding
Language:English
Year of Publication:2014
Page Number:4
First Page:151
Last Page:154
DDC classes:621 Angewandte Physik
Open Access?:Nein
Licence (German):License Logo  Lizenzbedingungen IEEE