Volltext-Downloads (blau) und Frontdoor-Views (grau)

A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example

  • We present a new methodology for automatic selection and sizing of analog circuits demonstrated on the OTA circuit class. The methodology consists of two steps: a generic topology selection method supported by a “part-sizing” process and subsequent final sizing. The circuit topologies provided by a reuse library are classified in a topology tree. The appropriate topology is selected by traversing the topology tree starting at the root node. The decision at each node is gained from the result of the part-sizing, which is in fact a node-specific set of simulations. The final sizing is a simulation-based optimization. We significantly reduce the overall simulation effort compared to a classical simulation-based optimization by combining the topology selection with the part-sizing process in the selection loop. The result is an interactive user friendly system, which eases the analog designer’s work significantly when compared to typical industrial practice in analog circuit design. The topology selection method and sizing process are implemented as a tool into a typical analog design environment. The design productivity improvement achievable by our method is shown by a comparison to other design automation approaches.

Download full text files

  • 1587.pdf

Export metadata

Additional Services

Search Google Scholar


Author of HS ReutlingenGerlach, Andreas; Scheible, Jürgen
Erschienen in:Proceedings of the 2017 Design, Automation & Test in Europe (DATE) : 27-31 March 2017, Swisstech, Lausanne, Switzerland
Place of publication:Piscataway, NJ
Document Type:Conference proceeding
Publication year:2017
Page Number:4
First Page:898
Last Page:901
DDC classes:620 Ingenieurwissenschaften und Maschinenbau
Open access?:Nein
Licence (German):License Logo  In Copyright - Urheberrechtlich geschützt