The full story of 1000 cores : An examination of concurrency control on real(ly) large multi-socket hardware
- In our initial DaMoN paper, we set out the goal to revisit the results of “Starring into the Abyss [...] of Concurrency Control with [1000] Cores” (Yu in Proc. VLDB Endow 8: 209-220, 2014). Against their assumption, today we do not see single-socket CPUs with 1000 cores. Instead, multi-socket hardware is prevalent today and in fact offers over 1000 cores. Hence, we evaluated concurrency control (CC) schemes on a real (Intel-based) multi-socket platform. To our surprise, we made interesting findings opposing results of the original analysis that we discussed in our initial DaMoN paper. In this paper, we further broaden our analysis, detailing the effect of hardware and workload characteristics via additional real hardware platforms (IBM Power8 and 9) and the full TPC-C transaction mix. Among others, we identified clear connections between the performance of the CC schemes and hardware characteristics, especially concerning NUMA and CPU cache. Overall, we conclude that no CC scheme can efficiently make use of large multi-socket hardware in a robust manner and suggest several directions on how CC schemes and overall OLTP DBMS should evolve in future.
Author of HS Reutlingen | Petrov, Ilia |
---|---|
URN: | urn:nbn:de:bsz:rt2-opus4-37124 |
DOI: | https://doi.org/10.1007/s00778-022-00742-4 |
ISSN: | 1066-8888 |
eISSN: | 0949-877X |
Erschienen in: | The VLDB journal : the international journal on very large data bases |
Publisher: | Springer |
Place of publication: | Heidelberg |
Document Type: | Journal article |
Language: | English |
Publication year: | 2022 |
Tag: | OLTP; benchmarking; concurrency control; databases; modern hardware; multi-socket |
Page Number: | 29 |
PPN: | Im Katalog der Hochschule Reutlingen ansehen |
DDC classes: | 004 Informatik |
Open access?: | Ja |
Licence (German): | Creative Commons - CC BY - Namensnennung 4.0 International |